

Reference Schematics For RK3588S

RK3588S_Tablet_Demo_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x
- 4) ROM: eMMC5.1(Default)
- 5) Support: 1 x Type-C 3.0(with DP function)
- 6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 7) Support: 1 x 2Lanes MIPI DPHY RX Camera
- 8) Support: 1 x 4Lanes MIPI D/CPHY TX
- 9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
- 11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 12) Support: 2 x PDM MIC Array
- 13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

Rockchip Confidential


 Rockchip Electronics Co., Ltd			
Project:	RK3588S_Demo		
File:	00.Cover Page		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	1 of 32		

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	05.System Power Sequence
Page 6	06.Lower-Speed Bus Map
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588S_Power/GND
Page 10	11.RK3588S_OSC/PLL/PMUIO
Page 11	12.RK3588S DDR Controler
Page 12	13.RK3588S Flash/SD Controller
Page 13	14.RK3588S_USB20/USB30/DP PHY
Page 14	15.RK3588S_SARADC/1.8V GPIO
Page 15	16.RK3588S_MIPI Interface
Page 16	17.RK3588S_HDMI/eDP Interface
Page 17	18.RK3588S_PCIE2/SATA3/USB3 PHY
Page 18	19.RK3588S GPIO
Page 19	20.Power_1Cell_QC
Page 20	22.Power-PMIC_RK806-1
Page 21	23.Power_Ext Discrete
Page 22	24.RTC
Page 23	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 24	40.eMMC Flash
Page 25	46.VI-Camera MIPI CSIO-RX
Page 26	47.VI-Camera MIPI-DPHY-RX
Page 27	55.VO-MIPI DPHY-TX
Page 28	63.WIFI/BT-PCIe_2T2R(AP6275PR3)
Page 29	70.Audio Codec-ES8388
Page 30	90.Sensor
Page 31	92.KEY Array
Page 32	93.Debug UART/JTAG Port
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	

Note
 The power suffix S0 or S3 means:
S3: Keep power On during sleeping
S0:Power off during sleeping

Generate Bill of Materials

Header:
 Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:
 {Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option

Notes

NOTE 1:
 Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
 Please use our recommended components to avoid too many changes.
 For more informations about the second source,please refer to our AVL.


Rockchip Confidential
 Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	01.Index and Notes		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	2 of 32		


Revision History

Version	Date	By	Change Description	Approved
V1.0	2022-01-05	Joseph.We	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.We	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗，将PMUIO2电源域改成1.8V，此IO域对应外设IO电压相应修改 3.把L2203，L2205，L2207，L2300，L2301，L2302电感由0.22uH(TDK)改为0.24uH(Sunlord)；L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord)，封装IND_404020。	


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3588S_Demo		
File:	02.Revision History		
Date:	Wednesday, February 23, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	3 of 32


RK3588S Tablet Demo Block Diagram for 1-Cell Charger



Power tree for 1-Cell Charger



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
	Pin V35 V36		PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin AC35	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
	Pin AC36		EMMCIO	VCC_1V8_S0	1.8V
VCCIO1	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_IO_SD	1.8V/3.3V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_3V3_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin A134	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin A133 AM33		VCCIO6	VCC_3V3_S0	3.3V

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo			
File:	05.System Power Sequence			
Date:	Monday, January 24, 2022	Rev:	V10	
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 5 of 32

I2C MAP



UART MAP




Rockchip Confidential

USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane+USB20 OTG		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEPC0_SSR1/DP0_AUX0	TYPEPC0_SSR1	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0
	TYPEPC0_SSR2/DP0_AUX1	TYPEPC0_SSR2	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1
	TYPEPC0_SSRX1/DP0_TX0	TYPEPC0_SSRX1P	DP0_TX0P	DP0_TX0N	TYPEPC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P
	TYPEPC0_SSRX1/DP0_TX1	TYPEPC0_SSRX1N	DP0_TX1P	DP0_TX1N	TYPEPC0_SSRX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
USB20 OTG0 Device or Host	TYPEPC0_SSTX1/DP0_TX1P	TYPEPC0_SSTX1P	DP0_TX1P	DP0_TX1N	TYPEPC0_SSTX1P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
	TYPEPC0_SSTX1/DP0_TX1N	TYPEPC0_SSTX1N	DP0_TX1P	DP0_TX1N	TYPEPC0_SSTX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
	TYPEPC0_SSRX2/DP0_TX2P	TYPEPC0_SSRX2P	DP0_TX2P	DP0_TX2N	TYPEPC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSRX2/DP0_TX2N	TYPEPC0_SSRX2N	DP0_TX2P	DP0_TX2N	TYPEPC0_SSRX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
USB30 OTG2 Device or Host	TYPEPC0_SSTX2/DP0_TX2P	TYPEPC0_SSTX2P	DP0_TX2P	DP0_TX2N	TYPEPC0_SSTX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSTX2/DP0_TX2N	TYPEPC0_SSTX2N	DP0_TX2P	DP0_TX2N	TYPEPC0_SSTX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSRX3/DP0_TX3P	TYPEPC0_SSRX3P	DP0_TX3P	DP0_TX3N	TYPEPC0_SSRX3P	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
	TYPEPC0_SSRX3/DP0_TX3N	TYPEPC0_SSRX3N	DP0_TX3P	DP0_TX3N	TYPEPC0_SSRX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
USB20 HOST0	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP
	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM
USB20 HOST1	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP
	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM
	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP	TYPEPC0_USB20_OTG_DP
	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM	TYPEPC0_USB20_OTG_DM

Note:
 DP Lane swap enable
 0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
 1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N


Config0: TypeC0 (With DP function)




Config3:(Default) USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1: USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4: USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2: USB2.0 OTG0 + DP0 4Lane(Swap ON)




PCIe/SATA Connecter Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

PCIe2.0 REFCLK




Note:
 PCIE20*_REFCLKP/N is output or input gpio
 M*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2, Only use one at the same time.

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	08.PCIE Fun Map		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	8	of	32

RK3588S (Power&Gnd)



Note:
The Caps between green line and A1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

U1000T		U1000U		U1000V		U1000W		U1000X		U1000Y	
A1	V88_1	V88_101	V88_151	V88_201	V88_251	V88_301	V88_351	V88_401	V88_451	V88_501	V88_551
A2	V88_2	V88_102	V88_152	V88_202	V88_252	V88_302	V88_352	V88_402	V88_452	V88_502	V88_552
A3	V88_3	V88_103	V88_153	V88_203	V88_253	V88_303	V88_353	V88_403	V88_453	V88_503	V88_553
B1	V88_5	V88_105	V88_155	V88_205	V88_255	V88_305	V88_355	V88_405	V88_455	V88_505	V88_555
B2	V88_6	V88_106	V88_156	V88_206	V88_256	V88_306	V88_356	V88_406	V88_456	V88_506	V88_556
B3	V88_7	V88_107	V88_157	V88_207	V88_257	V88_307	V88_357	V88_407	V88_457	V88_507	V88_557
B4	V88_8	V88_108	V88_158	V88_208	V88_258	V88_308	V88_358	V88_408	V88_458	V88_508	V88_558
B5	V88_9	V88_109	V88_159	V88_209	V88_259	V88_309	V88_359	V88_409	V88_459	V88_509	V88_559
B6	V88_10	V88_110	V88_160	V88_210	V88_260	V88_310	V88_360	V88_410	V88_460	V88_510	V88_560
B7	V88_11	V88_111	V88_161	V88_211	V88_261	V88_311	V88_361	V88_411	V88_461	V88_511	V88_561
B8	V88_12	V88_112	V88_162	V88_212	V88_262	V88_312	V88_362	V88_412	V88_462	V88_512	V88_562
B9	V88_13	V88_113	V88_163	V88_213	V88_263	V88_313	V88_363	V88_413	V88_463	V88_513	V88_563
B10	V88_14	V88_114	V88_164	V88_214	V88_264	V88_314	V88_364	V88_414	V88_464	V88_514	V88_564
B11	V88_15	V88_115	V88_165	V88_215	V88_265	V88_315	V88_365	V88_415	V88_465	V88_515	V88_565
B12	V88_16	V88_116	V88_166	V88_216	V88_266	V88_316	V88_366	V88_416	V88_466	V88_516	V88_566
B13	V88_17	V88_117	V88_167	V88_217	V88_267	V88_317	V88_367	V88_417	V88_467	V88_517	V88_567
B14	V88_18	V88_118	V88_168	V88_218	V88_268	V88_318	V88_368	V88_418	V88_468	V88_518	V88_568
B15	V88_19	V88_119	V88_169	V88_219	V88_269	V88_319	V88_369	V88_419	V88_469	V88_519	V88_569
B16	V88_20	V88_120	V88_170	V88_220	V88_270	V88_320	V88_370	V88_420	V88_470	V88_520	V88_570
B17	V88_21	V88_121	V88_171	V88_221	V88_271	V88_321	V88_371	V88_421	V88_471	V88_521	V88_571
B18	V88_22	V88_122	V88_172	V88_222	V88_272	V88_322	V88_372	V88_422	V88_472	V88_522	V88_572
B19	V88_23	V88_123	V88_173	V88_223	V88_273	V88_323	V88_373	V88_423	V88_473	V88_523	V88_573
B20	V88_24	V88_124	V88_174	V88_224	V88_274	V88_324	V88_374	V88_424	V88_474	V88_524	V88_574
C1	V88_25	V88_125	V88_175	V88_225	V88_275	V88_325	V88_375	V88_425	V88_475	V88_525	V88_575
C2	V88_26	V88_126	V88_176	V88_226	V88_276	V88_326	V88_376	V88_426	V88_476	V88_526	V88_576
C3	V88_27	V88_127	V88_177	V88_227	V88_277	V88_327	V88_377	V88_427	V88_477	V88_527	V88_577
C4	V88_28	V88_128	V88_178	V88_228	V88_278	V88_328	V88_378	V88_428	V88_478	V88_528	V88_578
C5	V88_29	V88_129	V88_179	V88_229	V88_279	V88_329	V88_379	V88_429	V88_479	V88_529	V88_579
C6	V88_30	V88_130	V88_180	V88_230	V88_280	V88_330	V88_380	V88_430	V88_480	V88_530	V88_580
C7	V88_31	V88_131	V88_181	V88_231	V88_281	V88_331	V88_381	V88_431	V88_481	V88_531	V88_581
C8	V88_32	V88_132	V88_182	V88_232	V88_282	V88_332	V88_382	V88_432	V88_482	V88_532	V88_582
C9	V88_33	V88_133	V88_183	V88_233	V88_283	V88_333	V88_383	V88_433	V88_483	V88_533	V88_583
C10	V88_34	V88_134	V88_184	V88_234	V88_284	V88_334	V88_384	V88_434	V88_484	V88_534	V88_584
C11	V88_35	V88_135	V88_185	V88_235	V88_285	V88_335	V88_385	V88_435	V88_485	V88_535	V88_585
C12	V88_36	V88_136	V88_186	V88_236	V88_286	V88_336	V88_386	V88_436	V88_486	V88_536	V88_586
C13	V88_37	V88_137	V88_187	V88_237	V88_287	V88_337	V88_387	V88_437	V88_487	V88_537	V88_587
C14	V88_38	V88_138	V88_188	V88_238	V88_288	V88_338	V88_388	V88_438	V88_488	V88_538	V88_588
C15	V88_39	V88_139	V88_189	V88_239	V88_289	V88_339	V88_389	V88_439	V88_489	V88_539	V88_589
C16	V88_40	V88_140	V88_190	V88_240	V88_290	V88_340	V88_390	V88_440	V88_490	V88_540	V88_590
C17	V88_41	V88_141	V88_191	V88_241	V88_291	V88_341	V88_391	V88_441	V88_491	V88_541	V88_591
C18	V88_42	V88_142	V88_192	V88_242	V88_292	V88_342	V88_392	V88_442	V88_492	V88_542	V88_592
C19	V88_43	V88_143	V88_193	V88_243	V88_293	V88_343	V88_393	V88_443	V88_493	V88_543	V88_593
C20	V88_44	V88_144	V88_194	V88_244	V88_294	V88_344	V88_394	V88_444	V88_494	V88_544	V88_594
C21	V88_45	V88_145	V88_195	V88_245	V88_295	V88_345	V88_395	V88_445	V88_495	V88_545	V88_595
C22	V88_46	V88_146	V88_196	V88_246	V88_296	V88_346	V88_396	V88_446	V88_496	V88_546	V88_596
C23	V88_47	V88_147	V88_197	V88_247	V88_297	V88_347	V88_397	V88_447	V88_497	V88_547	V88_597
C24	V88_48	V88_148	V88_198	V88_248	V88_298	V88_348	V88_398	V88_448	V88_498	V88_548	V88_598
C25	V88_49	V88_149	V88_199	V88_249	V88_299	V88_349	V88_399	V88_449	V88_499	V88_549	V88_599
C26	V88_50	V88_150	V88_200	V88_250	V88_300	V88_350	V88_400	V88_450	V88_500	V88_550	V88_600

RK3588S (OSC/PLL/PMUIO1)



Note:
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.



$$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$$

Total CL <= 12pF

Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




RK3588S (PMUIO2)




RK3588S (DDR PHY)


U1000A RK3588S



U1000B RK3588S



DDR FILTER




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	12.RK3588S_DDR_Controller		
Date:	Monday, January 24, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	11 of 32

RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (USB3.0/DP1.4)

USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEPC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP: Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N





TYPEPC&DP MUX Differential Pair:
DATE:95 Ohm +/-10%
For Typec

USB30 Differential Pair: DATE:90 Ohm +/-10%
DP Differential Pair: DATE:100 Ohm +/-10%
For USB30 For DP



Do not delete!!!
If TYPECO is not used:
Signal:leave floating
REXT:8.2K ohm 1% resistor must be connected externally
Power: Must supply power

RK3588S (USB2.0)




Note:
The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:
TYPECO_USB20_OTG:
DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power


USB20_HOST0/USB20_HOST1:
If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package




RK3588S (SARADC/OTP/TSADC)

<< SARADC_VIN1_KEY/RECOVERY
<< SARADC_VIN2_LCD_ID
<< SARADC_VIN4_BATT_TC_L





BOOT MODE CONFIG



Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI M2-FSPI M0-EMMC -SD Card-USB

RK3588S (VCCIO1 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	15.RK3588S_SARADC/1.8V GPIO		
Date:	Friday, January 14, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	14	of	32


RK3588S (HDMI2.1 TX/eDP1.3 TX)

Note:

The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

eDP TX
100 Ohm $\pm 10\%$

HDMI TX
100 Ohm $\pm 10\%$



Note:
If not used:
Signal: leave floating
Power: Floating or tie to VSS


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	17.RK3588S_HDMI/eDP Interface		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	16 of 32

RK3588S (PCIE20/SATA30/USB30)



CLK Differential Pair:
100 Ohm±10%
DATA Differential Pair:
PCIE20: 85 Ohm±10%
SATA30: 100 Ohm±10%
USB30: 90ohm±10%

Note:
If not used:
Signal:leave floating
Power: Tie to VSS

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package


PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN


Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	18.RK3588S_PCIE2/SATA3/USB3_PHY		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	17 of 32		



RK3588S (VCCIO4 Domain)





RK3588S (VCCIO6 Domain)




RK3588S (VCCIO5 Domain)




USB Type-C Port




USB Type-C CC CTRL





USB Detection



Gas Gauge



Charger IC



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588S_Demo

File: 20.Power_1Cell_QC

Date: Friday, January 07, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 19 of 32


PMIC1 RK806-1





IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!

This device must be mounted. Replacing TVS mode is not recommended. If must, please choose the same specifications
 Operating Supply Voltage: ± 5V(5.25-4.75V)
 PeakPulse Current: >10A (tpr<20ns)
 Surge Clamping Voltage: <6.5V


DO NOT DELETE IT!




PMIC RK806-1 BUCK




PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU



VCC_1V1_NLDO




VCC_3V3_S0



RTC IC

<< RTC_INT_L
 << I2C6_SCL_M3
 << I2C6_SDA_M3








Address:Read A3H,Write A2H

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	24.RTC		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	22 of 32

eMMC Flash









Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	40.eMMC Flash		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	24 of 32





MIPI-CSIO_RX

前摄: OV16A10-GA5A-Z




VI-Camera DPHY_RX



后摄: S5K3L6XX03-FGX9





MIPI DPHY TX








Power



PCIe WIFI/BT Module-2T2R



NOTE:
Adjust the load capacitor according to the crystal spec.



50 Ohm RF trace

This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.

PCI20 PERStn I1V8	12	PCI20_PERST_L	50	BT_WAKE_HOST
XIN_WIFI	13	XTAL_IN	49	HOST_WAKE_BT
XOUT_WIFI	14	XTAL_OUT	48	
WIFI_REG_ON	15	WL_REG_ON	NC4	PCIE TDP C6240 1 2 100nF C0201 X5R 10V PCIE20 0 RXP
WIFI_WAKE_HOST_H	16	WL_HOST_WAKE/WL_GPIO_0	46	PCIE TDN C6241 1 2 100nF C0201 X5R 10V PCIE20 0 RXN
I2S2 SDI M1 BT	17	NC1	45	PCIE RDP C6311 1 2 100nF C0201 X5R 10V PCIE20 0 TXP
I2S2 SDO M1 BT	18	NC2	44	PCIE RDN C6312 1 2 100nF C0201 X5R 10V PCIE20 0 TXN
I2S2 LRCK M1 BT	19	BT_PCM_OUT	43	UART9 RTSN M2 BT
I2S2 SCLK M1 BT	20	BT_PCM_IN	42	UART9 CTSN M2 BT
PCI20 WAKEn I1V8	21	BT_PCM_SYNC	41	UART9 TX M2 BT
	22	BT_PCM_CLK	40	UART9 RX M2 BT
	23	GND10	39	
	24	PCI20 PME_L	38	BT_REG_ON
	25	CBUCK_OP9	37	PCIE20_CLKREQn I1V8

32.768KHZ:
+/-25ppm/30-70%/1.8V



Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	63.WIFI/BT-PCIe_2T2R(AP6275PR3)		
Date:	Monday, January 24, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	28	of	32

>> I2C3_SCL_M1_Sensor
 << >> I2C3_SDA_M1_Sensor
 <<< RGB_INT_L
 <<< ALPS_INT_L

Sensor




MAX: 1.5A



Flashlight

PLS+ALS




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	90.Sensor		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	30 of 32		


KEY Array



Reset_Key



PWR_Key




Rockchip Confidential
Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	92.KEY Array		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
	Sheet:	31 of 32	

UART Debug

JTAG Debug



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	93.Debug UART/JTAG Port		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	32 of 32		