


# Reference Schematics For RK3588S

## RK3588S\_Tablet\_Demo\_SCH

### Main Functions Introduction

- 1) Charger: 1Cell Battery\_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x
- 4) ROM: eMMC5.1(Default)
- 5) Support: 1 x Type-C 3.0(with DP function)
- 6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 7) Support: 1 x 2Lanes MIPI DPHY RX Camera
- 8) Support: 1 x 4Lanes MIPI D/CPHY TX
- 9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
- 11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 12) Support: 2 x PDM MIC Array
- 13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

**Rockchip Confidential**

 Rockchip Electronics Co., Ltd			
<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	00.Cover Page		
<b>Date:</b>	Friday, January 07, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	1 of 32		

# Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	05.System Power Sequence
Page 6	06.Lower-Speed Bus Map
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588S_Power/GND
Page 10	11.RK3588S_OSC/PLL/PMUIO
Page 11	12.RK3588S DDR Controler
Page 12	13.RK3588S Flash/SD Controller
Page 13	14.RK3588S_USB20/USB30/DP PHY
Page 14	15.RK3588S_SARADC/1.8V GPIO
Page 15	16.RK3588S_MIPI Interface
Page 16	17.RK3588S_HDMI/eDP Interface
Page 17	18.RK3588S_PCIE2/SATA3/USB3 PHY
Page 18	19.RK3588S GPIO
Page 19	20.Power_1Cell_QC
Page 20	22.Power-PMIC_RK806-1
Page 21	23.Power_Ext Discrete
Page 22	24.RTC
Page 23	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 24	40.eMMC Flash
Page 25	46.VI-Camera MIPI CSIO-RX
Page 26	47.VI-Camera MIPI-DPHY-RX
Page 27	55.VO-MIPI DPHY-TX
Page 28	63.WIFI/BT-PCIe_2T2R(AP6275PR3)
Page 29	70.Audio Codec-ES8388
Page 30	90.Sensor
Page 31	92.KEY Array
Page 32	93.Debug UART/JTAG Port
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	

**Note**  
 The power suffix S0 or S3 means:  
**S3: Keep power On during sleeping**  
**S0:Power off during sleeping**

**Generate Bill of Materials**

**Header:**  
 Item\Part\Description\PCB Footprint\Reference\Quantity\Option

**Combined property string:**  
 {Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

**Description**

**Note**

**Option**

**Notes**

**NOTE 1:**  
 Component parameter description  
 1. DNP stands for component not mounted temporarily  
 2. If Value or option is DNP, which means the area is reserved without being mounted

**NOTE 2:**  
 Please use our recommended components to avoid too many changes.  
 For more informations about the second source,please refer to our AVL.

# Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2022-01-05	Joseph.We	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.We	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗，将PMUIO2电源域改成1.8V，此IO域对应外设IO电压相应修改 3.把L2203，L2205，L2207，L2300，L2301，L2302电感由0.22uH(TDK)改为0.24uH(Sunlord)；L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord)，封装IND_404020。	

**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	02.Revision History		
<b>Date:</b>	Wednesday, February 23, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
		<b>Sheet:</b>	3 of 32


# RK3588S Tablet Demo Block Diagram for 1-Cell Charger



# Power tree for 1-Cell Charger



# Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

## IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
	Pin V35 V36		PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin AC35	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
	Pin AC36		EMMCIO	VCC_1V8_S0	1.8V
VCCIO1	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_IO_SD	1.8V/3.3V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_3V3_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin A134	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin A133 AM33		VCCIO6	VCC_3V3_S0	3.3V

**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo			
File:	05.System Power Sequence			
Date:	Monday, January 24, 2022	Rev:	V10	
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 5 of 32

# I2C MAP



# UART MAP




**USB Controller Configure Table**


Controller Name	Pin Name	Type-C Function	DPx4Lane+USB20 OTG		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEPC0_SSR1/DP0_AUX0	TYPEPC0_SSR1	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0
	TYPEPC0_SSR2/DP0_AUX1	TYPEPC0_SSR2	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1	DP0_AUX1
	TYPEPC0_SSRX1/DP0_TX0	TYPEPC0_SSRX1P	DP0_TX0P	DP0_TX0N	TYPEPC0_SSRX1P	DP0_TX0P	DP0_TX0N	DP0_TX0P	DP0_TX0N	DP0_TX0P
	TYPEPC0_SSRX1/DP0_TX1	TYPEPC0_SSRX1N	DP0_TX1P	DP0_TX1N	TYPEPC0_SSRX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
USB20 OTG0 Device or Host	TYPEPC0_SSTX1/DP0_TX1P	TYPEPC0_SSTX1P	DP0_TX1P	DP0_TX1N	TYPEPC0_SSTX1P	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
	TYPEPC0_SSTX1/DP0_TX1N	TYPEPC0_SSTX1N	DP0_TX1P	DP0_TX1N	TYPEPC0_SSTX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P	DP0_TX1N	DP0_TX1P
	TYPEPC0_SSRX2/DP0_TX2P	TYPEPC0_SSRX2P	DP0_TX2P	DP0_TX2N	TYPEPC0_SSRX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSRX2/DP0_TX2N	TYPEPC0_SSRX2N	DP0_TX2P	DP0_TX2N	TYPEPC0_SSRX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
USB30 OTG2 Device or Host	TYPEPC0_SSTX2/DP0_TX2P	TYPEPC0_SSTX2P	DP0_TX2P	DP0_TX2N	TYPEPC0_SSTX2P	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSTX2/DP0_TX2N	TYPEPC0_SSTX2N	DP0_TX2P	DP0_TX2N	TYPEPC0_SSTX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P	DP0_TX2N	DP0_TX2P
	TYPEPC0_SSRX3/DP0_TX3P	TYPEPC0_SSRX3P	DP0_TX3P	DP0_TX3N	TYPEPC0_SSRX3P	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
	TYPEPC0_SSRX3/DP0_TX3N	TYPEPC0_SSRX3N	DP0_TX3P	DP0_TX3N	TYPEPC0_SSRX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
USB20 HOST0	TYPEPC0_SSTX3/DP0_TX3P	TYPEPC0_SSTX3P	DP0_TX3P	DP0_TX3N	TYPEPC0_SSTX3P	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
	TYPEPC0_SSTX3/DP0_TX3N	TYPEPC0_SSTX3N	DP0_TX3P	DP0_TX3N	TYPEPC0_SSTX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P	DP0_TX3N	DP0_TX3P
USB20 HOST1	TYPEPC0_SSTX4/DP0_TX4P	TYPEPC0_SSTX4P	DP0_TX4P	DP0_TX4N	TYPEPC0_SSTX4P	DP0_TX4P	DP0_TX4N	DP0_TX4P	DP0_TX4N	DP0_TX4P
	TYPEPC0_SSTX4/DP0_TX4N	TYPEPC0_SSTX4N	DP0_TX4P	DP0_TX4N	TYPEPC0_SSTX4N	DP0_TX4P	DP0_TX4N	DP0_TX4P	DP0_TX4N	DP0_TX4P

**Note:**  
 DP Lane swap enable  
 0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N  
 1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N


**Config0: TypeC0 (With DP function)**




**Config3:(Default) USB3.0 OTG0 + DP0 2Lane(Swap ON)**




**Config1: USB2.0 OTG0 + DP0 4Lane(Swap OFF)**




**Config4: USB3.0 OTG0 + DP0 2Lane(Swap OFF)**



**Config2: USB2.0 OTG0 + DP0 4Lane(Swap ON)**




# PCIe/SATA Connecter Diagram



## PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

## PCIe2.0 REFCLK



**Note:**  
PCIE20\*\_\*\_REFCLKP/N is output or input gpio  
M\*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2, Only use one at the same time.


**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	08.PCIE Fun Map		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	8	of	32



# RK3588S (Power&Gnd)



U1000T		U1000P		U1000V		U1000W		U1000X		U1000Y	
A7	V88_1	A22	V88_101	R15	V88_201	A41	V88_301	A102	V88_401	A112	V88_501
A8	V88_2	A23	V88_102	R16	V88_202	A42	V88_302	A103	V88_402	A113	V88_502
A9	V88_3	A24	V88_103	R17	V88_203	A43	V88_303	A104	V88_403	A114	V88_503
A10	V88_4	A25	V88_104	R18	V88_204	A44	V88_304	A105	V88_404	A115	V88_504
A11	V88_5	A26	V88_105	R19	V88_205	A45	V88_305	A106	V88_405	A116	V88_505
A12	V88_6	A27	V88_106	R20	V88_206	A46	V88_306	A107	V88_406	A117	V88_506
A13	V88_7	A28	V88_107	R21	V88_207	A47	V88_307	A108	V88_407	A118	V88_507
A14	V88_8	A29	V88_108	R22	V88_208	A48	V88_308	A109	V88_408	A119	V88_508
A15	V88_9	A30	V88_109	R23	V88_209	A49	V88_309	A110	V88_409	A120	V88_509
A16	V88_10	A31	V88_110	R24	V88_210	A50	V88_310	A111	V88_410	A121	V88_510
A17	V88_11	A32	V88_111	R25	V88_211	A51	V88_311	A112	V88_411	A122	V88_511
A18	V88_12	A33	V88_112	R26	V88_212	A52	V88_312	A113	V88_412	A123	V88_512
A19	V88_13	A34	V88_113	R27	V88_213	A53	V88_313	A114	V88_413	A124	V88_513
A20	V88_14	A35	V88_114	R28	V88_214	A54	V88_314	A115	V88_414	A125	V88_514
A21	V88_15	A36	V88_115	R29	V88_215	A55	V88_315	A116	V88_415	A126	V88_515
A22	V88_16	A37	V88_116	R30	V88_216	A56	V88_316	A117	V88_416	A127	V88_516
A23	V88_17	A38	V88_117	R31	V88_217	A57	V88_317	A118	V88_417	A128	V88_517
A24	V88_18	A39	V88_118	R32	V88_218	A58	V88_318	A119	V88_418	A129	V88_518
A25	V88_19	A40	V88_119	R33	V88_219	A59	V88_319	A120	V88_419	A130	V88_519
A26	V88_20	A41	V88_120	R34	V88_220	A60	V88_320	A121	V88_420	A131	V88_520
A27	V88_21	A42	V88_121	R35	V88_221	A61	V88_321	A122	V88_421	A132	V88_521
A28	V88_22	A43	V88_122	R36	V88_222	A62	V88_322	A123	V88_422	A133	V88_522
A29	V88_23	A44	V88_123	R37	V88_223	A63	V88_323	A124	V88_423	A134	V88_523
A30	V88_24	A45	V88_124	R38	V88_224	A64	V88_324	A125	V88_424	A135	V88_524
A31	V88_25	A46	V88_125	R39	V88_225	A65	V88_325	A126	V88_425	A136	V88_525
A32	V88_26	A47	V88_126	R40	V88_226	A66	V88_326	A127	V88_426	A137	V88_526
A33	V88_27	A48	V88_127	R41	V88_227	A67	V88_327	A128	V88_427	A138	V88_527
A34	V88_28	A49	V88_128	R42	V88_228	A68	V88_328	A129	V88_428	A139	V88_528
A35	V88_29	A50	V88_129	R43	V88_229	A69	V88_329	A130	V88_429	A140	V88_529
A36	V88_30	A51	V88_130	R44	V88_230	A70	V88_330	A131	V88_430	A141	V88_530
A37	V88_31	A52	V88_131	R45	V88_231	A71	V88_331	A132	V88_431	A142	V88_531
A38	V88_32	A53	V88_132	R46	V88_232	A72	V88_332	A133	V88_432	A143	V88_532
A39	V88_33	A54	V88_133	R47	V88_233	A73	V88_333	A134	V88_433	A144	V88_533
A40	V88_34	A55	V88_134	R48	V88_234	A74	V88_334	A135	V88_434	A145	V88_534
A41	V88_35	A56	V88_135	R49	V88_235	A75	V88_335	A136	V88_435	A146	V88_535
A42	V88_36	A57	V88_136	R50	V88_236	A76	V88_336	A137	V88_436	A147	V88_536
A43	V88_37	A58	V88_137	R51	V88_237	A77	V88_337	A138	V88_437	A148	V88_537
A44	V88_38	A59	V88_138	R52	V88_238	A78	V88_338	A139	V88_438	A149	V88_538
A45	V88_39	A60	V88_139	R53	V88_239	A79	V88_339	A140	V88_439	A150	V88_539
A46	V88_40	A61	V88_140	R54	V88_240	A80	V88_340	A141	V88_440	A151	V88_540
A47	V88_41	A62	V88_141	R55	V88_241	A81	V88_341	A142	V88_441	A152	V88_541
A48	V88_42	A63	V88_142	R56	V88_242	A82	V88_342	A143	V88_442	A153	V88_542
A49	V88_43	A64	V88_143	R57	V88_243	A83	V88_343	A144	V88_443	A154	V88_543
A50	V88_44	A65	V88_144	R58	V88_244	A84	V88_344	A145	V88_444	A155	V88_544
A51	V88_45	A66	V88_145	R59	V88_245	A85	V88_345	A146	V88_445	A156	V88_545
A52	V88_46	A67	V88_146	R60	V88_246	A86	V88_346	A147	V88_446	A157	V88_546
A53	V88_47	A68	V88_147	R61	V88_247	A87	V88_347	A148	V88_447	A158	V88_547
A54	V88_48	A69	V88_148	R62	V88_248	A88	V88_348	A149	V88_448	A159	V88_548
A55	V88_49	A70	V88_149	R63	V88_249	A89	V88_349	A150	V88_449	A160	V88_549
A56	V88_50	A71	V88_150	R64	V88_250	A90	V88_350	A151	V88_450	A161	V88_550



# RK3588S (OSC/PLL/PMUIO1)

**Note:**  
Adjusted the load capacitance according to the crystal specification



The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$   
Total CL = 12pF

**Note:**  
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



# RK3588S (PMUIO2)



**Rockchip Confidential**  
Rockchip Electronics Co., Ltd


**Project:** RK3588S\_Demo  
**File:** 11.RK3588S\_OSC/PLL/PMUIO

**Date:** Monday, January 24, 2022  
**Designed by:** Joseph  
**Reviewed by:** <Checker>


**Rev:** V10  
**Sheet:** 10 of 32

# RK3588S (DDR PHY)


U1000A RK3588S



U1000B RK3588S




## DDR FILTER



**Rockchip Confidential**  
**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	12.RK3588S DDR Controller		
Date:	Monday, January 24, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	11 of 32

# RK3588S (EMMCIO Domain)



# RK3588S (VCCIO2 Domain)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3588S (USB3.0/DP1.4)

## USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEPC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP: Lane0 Lane1

DP Lane  
Swap Off:  
Lane0/1/2/3\_TXdata mapping to Lane0/1/2/3\_TXDP/N  
Swap On:  
Lane0/1/2/3\_TXdata mapping to Lane2/3/0/1\_TXDP/N




TYPEPC&DP MUX Differential Pair:  
DATE:95 Ohm +/-10%  
For Typec

USB30 Differential Pair: DATE:90 Ohm +/-10%  
DP Differential Pair: DATE:100 Ohm +/-10%  
For USB30 For DP

**Do not delete!!!**  
If TYPECO is not used:  
Signal:leave floating  
REXT:8.2K ohm 1% resistor must be connected externally  
Power: Must supply power

# RK3588S (USB2.0)



**Note:**  
The USB20\_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

**Note:**  
TYPECO\_USB20\_OTG:  
DP/DM:Must used for download  
ID:According to demand,if not used,Leave floating  
VBUSDET:Must provide  
REXT:200ohm 1% resistor must be connected externally  
Power: Must supply power

USB20\_HOST0/USB20\_HOST1:  
If not used:  
DP/DM:Leave floating  
REXT:Leave floating

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package


**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


Project:	RK3588S_Demo		
File:	14.RK3588S_USB20/USB30/DP PHY		
Date:	Wednesday, February 23, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	13	of	32

# RK3588S (SARADC/OTP/TSADC)

<< SARADC\_VIN1\_KEY/RECOVERY  
<< SARADC\_VIN2\_LCD\_ID  
<< SARADC\_VIN4\_BATT\_TC\_L





## BOOT MODE CONFIG



Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI_M2-FSPI_M0-EMMC -SD Card-USB

# RK3588S (VCCIO1 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


Project:	RK3588S_Demo		
File:	15.RK3588S_SARADC/1.8V GPIO		
Date:	Friday, January 14, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	14	of	32

# RK3588S (MIPI\_DPHY CSIO RX)

U10000 RK3588S MIPI CSI Differential Pair: 100 Ohm +/-10%

## MIPI DPHY CSI\_RX Port0

MIPI V1.2  
2.5Gbps



**Note:**  
If not used:  
Signal:leave floating  
Power: Floating

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

**Note:**  
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3588S (MIPI\_D/C PHY0)

U10000 RK3588S

## MIPI D/C-PHY DSI\_TX Port0

D-PHY:V2.0  
4.5Gbps/Lane




C-PHY:V1.1  
5.7Gbps/Trio

## MIPI D/C-PHY CSI\_RX Port0

D-PHY:V2.0  
4.5Gbps/Lane

C-PHY:V1.1  
5.7Gbps/Trio

## Power



D-PHY 4.5Gbps & C-PHY 2.5Gbps 0.85V  
D-PHY 2.5Gbps & C-PHY 1.5Gbps 0.75V

**Note:**  
If not used:  
Signal:leave floating  
Power: Floating

TX and RX port must work in the same mode, DPHY or CPHY

TX and RX port must work in the same mode DPHY or CPHY

# RK3588S (MIPI\_D/C PHY1)

U10000 RK3588S

## MIPI D/C-PHY DSI\_TX Port1

D-PHY:V2.0  
4.5Gbps/Lane




C-PHY:V1.1  
5.7Gbps/Trio

## MIPI D/C-PHY CSI\_RX Port1

D-PHY:V2.0  
4.5Gbps/Lane

C-PHY:V1.1  
5.7Gbps/Trio

## Power



D-PHY 4.5Gbps & C-PHY 2.5Gbps 0.85V  
D-PHY 2.5Gbps & C-PHY 1.5Gbps 0.75V

**Note:**  
If not used:  
Signal:leave floating  
Power: Floating




# RK3588S (HDMI2.1 TX/eDP1.3 TX)

**Note:**

The HDMI2.1 trace length is less than 100mm.  
The HDMI2.1 differential trace impedance is 100 OHM.

**eDP TX**  
100 Ohm  $\pm 10\%$

**HDMI TX**  
100 Ohm  $\pm 10\%$



**Note:**  
If not used:  
Signal: leave floating  
Power: Floating or tie to VSS

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

**Project:** RK3588S\_Demo


**File:** 17.RK3588S\_HDMI/eDP Interface

**Date:** Friday, January 07, 2022 **Rev:** V10

**Designed by:** Joseph **Reviewed by:** <Checker> **Sheet:** 16 of 32



# RK3588S (PCIE20/SATA30/USB30)



CLK Differential Pair:  
100 Ohm±10%  
DATA Differential Pair:  
PCIE20: 85 Ohm±10%  
SATA30: 100 Ohm±10%  
USB30: 90ohm±10%

**Note:**  
If not used:  
Signal:leave floating  
Power: Tie to VSS

**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package

## PCIE2.0 PHY


Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	18.RK3588S_PCIE2/SATA3/USB3_PHY		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	17 of 32		


# RK3588S (VCCIO4 Domain)





# RK3588S (VCCIO6 Domain)




# RK3588S (VCCIO5 Domain)




# USB Type-C Port




# USB Type-C CC CTRL





# USB Detection




# Gas Gauge



# Charger IC




# PMIC1 RK806-1





**IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!**

This device must be mounted. Replacing TVS mode is not recommended. If must, please choose the same specifications  
 Operating Supply Voltage: ± 5V(5.25~4.75V)  
 PeakPulse Current: >10A (tpr<20ns)  
 Surge Clamping Voltage: <6.5V


**DO NOT DELETE IT!**



# PMIC RK806-1 BUCK



# PMIC RK806-1 Management




# PMIC RK806-1 LDO




**Rockchip Confidential**  
 Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S\_Demo  
 File: 22.Power-PMIC\_RK806-1  
 Date: Wednesday, February 23, 2022  
 Designed by: Joseph  
 Reviewed by: <Checker>  
 Rev: V10  
 Sheet: 20 of 22


## VDD\_CPU\_BIG0




## VDD\_CPU\_BIG1




## VDD\_NPU



## VCC\_1V1\_NLDO




## VCC\_3V3\_S0



# RTC IC

<< RTC\_INT\_L  
 << I2C6\_SCL\_M3  
 << I2C6\_SDA\_M3



Address:Read A3H,Write A2H






**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	24.RTC		
<b>Date:</b>	Friday, January 07, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
		<b>Sheet:</b>	22 of 32



# eMMC Flash



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd




<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	40.eMMC Flash		
<b>Date:</b>	Friday, January 07, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
		<b>Sheet:</b>	24 of 32

EMMC B153 2L  
BGA153\_13R00X11R50X0R90\_2L






# MIPI-CSIO\_RX

## 前摄: OV16A10-GA5A-Z




# VI-Camera DPHY\_RX



## 后摄: S5K3L6XX03-FGX9



# MIPI DPHY TX







## Power



# PCIe WIFI/BT Module-2T2R



**NOTE:**  
Adjust the load capacitor according to the crystal spec.



**50 Ohm RF trace**

This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.

32.768KHZ:  
+/-25ppm/30-70%/1.8V


VBAT: (3.1-3.8V)/1.2A  
VDDIO: (1.68-1.98V)/300mA.

**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	63.WIFI/BT-PCIe_2T2R(AP6275PR3)		
Date:	Monday, January 24, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	28	of	32


# CODEC ES8388



# SPEAKER



# Analog MIC



**Rockchip Confidential**



**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	70.Audio Codec-ES8388		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	29	of	32

>> I2C3\_SCL\_M1\_Sensor  
 << >> I2C3\_SDA\_M1\_Sensor  
 <<< RGB\_INT\_L  
 <<< ALPS\_INT\_L

# Sensor

I2C3\_SCL\_M1\_Sensor I2C\_SCL\_SENSOR  
 I2C3\_SDA\_M1\_Sensor I2C\_SDA\_SENSOR




MAX: 1.5A



# Flashlight

# PLS+ALS




**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	90.Sensor		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	30 of 32		


# KEY Array



# Reset\_Key



# PWR\_Key




**Rockchip Confidential**  
**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	92.KEY Array		
<b>Date:</b>	Friday, January 07, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	31 of 32		

# UART Debug

# JTAG Debug



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3588S_Demo		
<b>File:</b>	93.Debug UART/JTAG Port		
<b>Date:</b>	Friday, January 07, 2022	<b>Rev:</b>	V10
<b>Designed by:</b>	Joseph	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	32 of 32		