



CW2015

Low-Cost 1s Fuel Gauge IC with Low-SOC Alert

Features

- System-Side or Pack-Side Fuel Gauging
- 3% Maximum Total SOC Measurement Error
- 14-bit Delta Sigma ADC for Temperature and Cell Voltage Measurement
- Precision Voltage Measurement
+/-6mV (Normal Operating Condition)
- Automatically Power Save
- No Offset Accumulation During Life Time
- No Full-to-Empty Battery Learning Cycles Necessary
- No Sense Resistor Required
- SOC and RRT available
- Patented “FastCali” gas gauging algorithm
- Calibration After Quick Soft-Reset
- External Alarm/Interrupt for Low-Battery Warning Available
- Very Low Active, Power Save and Sleep Power Consumption
 - Normal mode 15uA
 - Power Save mode 5uA
 - Sleep mode <1uA
- Tiny, Lead(Pb)-Free, 8-Pin TDFN Package

Applications

- Smartphone
- Tablet PCs
- Handheld and Portable Applications

General Description

The CW2015 is an ultra-compact, low-cost, host-side/pack-side, sensing resistor free, fuel gauging system IC for Lithium-ion(Li+) based batteries in handheld and portable devices.

CW2015 tracks Li+ battery’s operational condition and uses state-of-art algorithm to report the relative State-of-Charge (SOC) of very different battery chemistry systems (LiCoOx, polymer Li-ion, LiMnOx etc.).

CW2015 includes a 14-bit Sigma-Delta ADC, a precision voltage reference and build-in accurate temperature sensor. The IC allows the end-user to eliminate the expensive sensing resistor which occupies large board area. And the IC also sends out the alarm signal if the battery SOC level reaches pre-programmed threshold.


Quick start function offers the possibility to make an initial estimation of the battery’s SOC, which also enables the IC to be located on system side or pack side, giving the flexibility to system maker on pack selection.

CW2015 uses a 2-wire I2C compatible serial interface that operates in standard (100 kHz), fast (400 kHz).

Order Information

Name	Operation Temperature	Package	Package Mark
CW2015CSAD	-20°C to 70°C	TDFN8	2015CSAD

Type number



Function Block Diagram




Fig1. Block diagram

Absolute Maximum Ratings

Voltage on Supply VDD Pin Relative to GND-0.3 to +6V
Voltage on CELL Pin Relative to GND-0.3 to +6V
Voltage on CTG Pin Relative to GND-0.3 to +6V
Voltage on All Other Pins Relative to GND-0.3 to +6V
Operating Temperature Range-30°C to 80°C
Junction Temperature150°C
Store Temperature Range-55°C to 125°C

Caution:

Stresses beyond "Absolute Maximum Ratings" condition may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics Recommended DC Operating Conditions

($2.5 \leq V_{DD} \leq 4.5$, $T_A = -20$ to 70°C , unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNITS
Supply Voltage	VDD		+2.5		+4.5	V
Data I/O Pins	SCL, SDA QSTRT, $\overline{\text{ALRT}}$		-0.3		+5.5	V
Analog I/O	CELL, CTG		-0.3		+5.5	V

Table1. Electrical Operating Parameters


DC Electrical Characteristics

($2.5 \leq V_{DD} \leq 4.5$, $T_A = -20$ to 70°C , unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNITS
Active Current	I_{ACTIVE}	Normal Operation		15	20	μA
Sleep-Mode Current	I_{SLEEP}	$V_{DD} \leq 2.0\text{V}$		0.5	1.0	μA
Time-Based Accuracy	t_{ERR}	$V_{DD} = 3.7\text{V}$	-3		+3	%
Voltage Measurement Error	V_{ERR}	$2.5 \leq V_{DD} \leq 4.5$	-6		+6	mV
Input Logic-High SCL, SDA, QSTRT	V_{IH}	$V_{DD} = 3.7\text{V}$	1.4			V
Input Logic-Low SCL, SDA, QSTRT	V_{IL}	$V_{DD} = 3.7\text{V}$			0.6	V
Input Hysteresis	V_{IHYS}		0.2			V
Output Logic-Low: SDA, $\overline{\text{ALRT}}$	V_{OL}	$I_{\text{OL}} = 4\text{mA}$		0.2	0.4	V
Pull down current: SDA, $\overline{\text{ALRT}}$				4		mA

Table2. DC Electrical Characteristics

Pin Arrangement and Description



TDFN Package Top view
2mm*3mm – 8pin

Fig2. Pin arrangement

Pin No.	Pin Name	Description
1	CTG	Connect to ground
2	CELL	Battery voltage monitor I/O
3	VDD	System power supply
4	GND	General purpose ground connection
5	ALRT	Low SOC alarm signal for MCU interrupt controller
6	QSTRT	Quick start, allows to do a quick SOC estimate
7	SCL	Serial clock input
8	SDA	Serial data Input/output
9	EP	Exposed pad, connect to GND or let floating

Table3. Pin description

Function

CW2015 is an ultra-compact, high precise gas gauging IC that embed new generational battery SOC estimate algorithm.

CW2015 provide the battery voltage, SOC and RRT estimate to user by measuring the cell voltage and temperature.

FastCali algorithm

From battery OCV (open circuits voltage), we deduce the SOC (state of charge) of this battery. Obtains OCV from two ways: idle battery voltage that has been relaxed at least half an hour; battery voltage adds the internal resistor voltage drop when charging or discharging.

Creative “equipment current track” technology precisely calculates the present voltage drop of the internal resistor, combine with the FastCali algorithm,

CW2015 promptly infer the OCV value no matter the battery in charging, relaxing, or different current varying state.

First SOC Estimate after Power Up

CW2015 considers the battery as a free one that has been relaxed more than 0.5 hour when power up.

CW2015 treats the battery voltage measured by the 14bits ADC as an OCV voltage. According to this voltage, CW2015 deduces the first SOC value.

Error in the first SOC value will be calibrated during the normal use.

RRT

RRT offers the system remaining run time to user for reference. RRT is determined by the present SOC and battery discharging current, i.e. total system power dissipation. Battery remaining capacitor divide the

current is the run time. Base on the “equipment current track” technology, CW2015 obtains the discharging current only through measure the battery voltage.

RRT updates all the time and vary according to the present current. Minimum scale of the RRT is 1min.

Quick Start

Quick start allows CW2015 to restart fuel gauge calculations in the same manner as an initial power-up by pull up the quick start pin or set the MODE register [0x0A].

This action used to reduce the large error in the SOC value.

Low SOC Alert

When battery SOC lower than the setting threshold [0x06~0x07], low SOC alert triggered. CW2015 set the ALRT flag to 1, and pull down the ALRT pin to inform the external host. The ALRT pin remains logic-low until the host reset the ALRT flag to logic 0.

Cleared ALRT don't generate another alert signal while the SOC remains below the alert

threshold. The SOC must rise above and then fall below the alert threshold value before another interrupt is generated.

Sleep Mode

All the function will be halt in the sleep mode, power dissipation of CW2015 reduced to the lowest level.

Set the MODE register bit Sleep to 11 to enter into the sleep mode. All the data update stop, when recover from sleep mode, SOC algorithm begins from the stop point. When the battery voltage lower than 2.5V, CW2015 enter into the sleep mode automatically.

POR

Power on reset. Set the MODE register bit POR to 1111 to reset the device, all the registers and data except flash will reset to zero.

Register Map

Below table shows the I2C register map for the CW2015.

Register Name	Address	Description	Read/Write*	Default Value
VERSION	0x00	Returns IC version, software version	R	0x01
VCELL	0x02-0x03	Report 14-bit A/D measurement of battery voltage	R	0x00
SOC	0x04-0x05	Report 16-bit SOC result calculated	R	0x00
RRT_ALRT	0x06-0x07	13 bits remaining run time and low SOC alert bit	R	0x00
CONFIG	0x08	Configure register, alert threshold set	W/R	0x50
MODE	0x0A	Special command for IC state	W/R	0x00

Table4. Register map

*Read/Write means than can be read from application processor outside our IC

VCELL Register

The VCELL register is a read-only register that updates continuously the battery terminal voltage. Battery voltage is measured at the CELL pin with GND pin as a ground reference. A 14bit sigma-delta A/D converter is used and the voltage resolution is 305uV for CW2015. This A/D converter updates the cell voltage for a period of <10ms after IC POR and then four times a second afterwards.




Fig 3.VCELL Register Format

SOC Register

The SOC register is also a read-only register that indicates the State-of-Charge of the battery cell. SOC value is a relative concept which display as a percentage of the cell’s total capacity. This register intrinsically adjusts itself to the change of battery cell’s parameter due to aging, poor cell parameter distribution control or rapid change in total capacity.

In this register, the high 8bit part contains the SOC information in % units which can be directly used by end user if this accuracy is already good enough for application. The low 8bit part provides more accurate part of the SOC information until 1/256%.




Fig 4.SOC Register Format

RRT_ALRT Register

ALRT, Flag register bit. This bit is set by the IC when the SOC register value falls below the alert threshold setting and an interrupt is generated. This bit can only be cleared by IC itself. The power-up default value for ALRT is logic 0.

The read-only register RRT indictors the remaining run time of the battery according to the present the SOC and discharging current. RRT is not a linear variation value, and update per 1s.

Register RRT provide 13bits to record the remaining time, 1 LSB represents 1 minute.




Fig 5.RRT_ALRT Register Format

CONFIG Register

ATHD is low SOC alert threshold setting register. The alert threshold is a 5-bit value that sets the state of charge level where an interrupt is generated on the ALRT pin. The alert threshold has an LSB weight of 1% and can be programmed from 0% up to 31%. The power-up default value for ATHD is 3%.

UFG is a flag bit used to indicator the battery information update state.




Fig 6.CONFIG Register Format

MODE Register

Mode register is used for Master to control the IC.

Sleep mode, two bits to control. Default value 00, write 11 to force the CW2015 enter the sleep mode; write 00 to wake up.

QSTRT, quick start, two bits to control. Default value 00, write 11 to start.

Quick-start allows the IC to restart fuel-gauge calculations in the same manner as initial power-up of the IC. For example, if an application’s power-up sequence is exceedingly noisy such that excess error is introduced into the IC’s “first guess” of SOC, the host can issue a quick-start to reduce the error. A quick-start is also initiated by a rising edge on the QSTRT pin.

POR, power of reset, four bits to control. Default value 0000, write 1111 to completely restart the IC as if power removed.




Fig7. MODE Register Format

I2C Interface

The CW2015 communicates through an I2C interface. I2C is a two-wire open-drain interface supporting multiple devices and masters on a single bus. Some I2C devices can act as masters or slaves, but the CW2015 can only act as a slave device that only pull the bus wires LOW and never drive the bus HIGH. Data on the I2C-bus can be transferred at rates of up to 100kbit/s in standard mode or fast (400 kHz) or fast mode plus (1 MHz) modes.

Device Address

I2C device address is consist of 7bits slave address and 1 read/write control bit.




Fig8. I2C address structure

Address of CW2015 is fixed on 0b1100010. Combine with de R/W bit:

Read command of CW2015 is 0xC5;
 Write command of CW2015 is 0xC4.


START and STOP Conditions

When the bus is idle, both SCL and SDA must be HIGH. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from HIGH to LOW while SCL is HIGH. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from LOW to HIGH while SCL is HIGH. The bus is then free for another transmission. When the bus is in use, it stays busy if a repeated START (Sr) is generated instead of a STOP condition. The repeated START (Sr) conditions are functionally identical to the START (S).


Read and Write Command

Figure 11 shows an overview of the read and write command on the I2C bus.

Read



Write




- From Master to Slave S Start
- From Slave Master A Acknowledge


Fig9. Read and write command

Typical Operation Parameter


CW2015 VOLTAGE ADC ERROR vs. TEMPERATURE




QUIESCENT CURRENT vs. SUPPLY VOLTAGE




SIMPLE C/5 RATE DISCHARGE SOC ACCURACY




SIMPLE C/2 RATE DISCHARGE SOC ACCURACY




C/2 RATE ZIGZAG PATTERN SOC ACCURACY 1




C/2 RATE ZIGZAG PATTERN SOC ACCURACY 2




REAL APPLICATION/DISCHARGE SOC ACCURACY 1




REAL APPLICATION/DISCHARGE SOC ACCURACY 2



REAL APPLICATION UNDER CV MODE SOC ACCURACY 1



REAL APPLICATION UNDER CV MODE SOC ACCURACY 2



Application Schematic





Fig10. Application circuits

This is a typical application of CW2015 used in system side, recommended value of the external components is mark on the figure.

Package Information

DFNWB2 × 3-8L(P0.50T0.75/0.85) PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035
A1	0.000	0.050	0.000	0.002
A3	0.203REF.		0.008REF.	
D	1.924	2.076	0.076	0.082
E	2.924	3.076	0.115	0.121
D1	1.400	1.600	0.055	0.063
E1	1.400	1.600	0.055	0.063
K	0.200MIN		0.008MIN	
b	0.200	0.300	0.008	0.012
e	0.500TYP.		0.020TYP.	
L	0.224	0.376	0.009	0.015