# Rockchip RK860 Datasheet 

Revision 1.5<br>Nov. 2022

## Revision History

| Date | Revision | Description |
| :---: | :---: | :--- |
| 2022-11-01 | 1.5 | Update the ordering and layout information |
| 2022-04-27 | 1.4 | 1, Modify layout recommendation description <br> 2, Modify the dimension information |
| 2022-02-22 | 1.3 | 1, Modify Package Thermal Characteristics <br> description <br> 2, Modify more description of the output current <br> capability |
| $2021-10-11$ | 1.2 | Update RK860-3 description |
| $2021-06-23$ | 1.1 | Update Thermal Management information |
| $2021-05-11$ | 1.0 | Initial release |

## Table of Content

Table of Content ..... 3
Warranty Disclaimer ..... 6
Chapter 1 Introduction ..... 7
1.1 Overview ..... 7
1.2 Feature ..... 7
1.3 Typical Application Diagrams ..... 7
1.4 Pin Assignment ..... 8
1.5 Pinout Number Order ..... 8
Chapter 2 Electrical Characteristics ..... 9
2.1 Absolute Maximum Ratings (Note 1) ..... 9
2.2 Recommended Operating Conditions (Note 2) ..... 9
2.3 Electrical Characteristics ..... 9
Chapter 3 Chip Version Description ..... 11
Chapter 4 Register Description ..... 12
Chapter 5 Typical Performance Characteristics ..... 15
Chapter 6 Package information ..... 17
6.1 Ordering information ..... 17
6.2 Top Marking ..... 17
6.3 Dimension ..... 17
6.4 Layout recommendation ..... 18
Chapter 7 Thermal Management ..... 19
7.1 Overview ..... 19
7.2 Package Thermal Characteristics ..... 19

## Figure Index

Fig. 1-1 RK860 Application.......................................................................................... 7
Fig. 1-2 Pin Assignment (Top view) ............................................................................... 8
Fig. 6-1 WLCSP20 (Pitch is 0.4 mm ) .......................................................................... 17
Fig. 6-2 PCB Layout Suggestion .................................................................................. 18
Table Index
Table 7-1 Thermal Resistance Characteristics ..... 19
Table 7-2 SnPb Eutectic Process-Classification Temperatures (TC) ..... 19
Table 7-3 Pb-Free Process-Classification Temperatures (TC) ..... 19
Table 7-4 Classification Reflow Profiles ..... 20

## Warranty Disclaimer

Rockchip Electronics Co.,Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co.,Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co.,Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

## Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

## Rockchip Electronics Co.,Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

## Trademarks

Rockchip and Rockchip ${ }^{\text {TM }}$ logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rockchip Electronics Co.,Ltd. and are exclusively owned by Rockchip Electronics Co.,Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

## Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

## Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

## Copyright © 2022 Rockchip Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.

## Chapter 1 Introduction

### 1.1 Overview

The RK860 is a high efficiency 2.4 MHz synchronous step down DC/DC regulator IC capable of delivering up to 7 A output current. It can operate over a wide input voltage range from 2.7 V to 5.5 V . And, it integrates a main switch and a synchronous switch with both very low Rds (on) to minimize the conduction loss. The output voltage can be programmed from 0.7125 V to 1.5 V with $12.5 \mathrm{mV} /$ step or 0.5 V to 1.5 V with $6.25 \mathrm{mV} /$ step through $\mathrm{I}^{2} \mathrm{C}$ interface.
The RK860 is in a space saving, low profile WLCSP $1.65 \mathrm{~mm} * 2.05 \mathrm{~mm}-20$ package.

### 1.2 Feature

- Input voltage range: $2.7 \mathrm{~V}-5.5 \mathrm{~V}$
- 2.4 MHz switching frequency minimizes the external components
- Typical 70uA quiescent current when VIN=3.8V and Temp $=25^{\circ} \mathrm{C}$
- Low RDs(ON) for internal switches(PFET/NFET):24mohm/16ohm @ VIN=3.8V
- Programmable output voltage:0.7125V to 1.5 V with $12.5 \mathrm{mV} /$ step or 0.5 V to 1.5 V with $6.25 \mathrm{mV} /$ step
- 7A continuous output current capability
- Capable for 0.24 uH inductor and $22 \mathrm{uF} * 2$ ceramic capacitor
- Hic-cup mode protection for hard short condition
- Integrate inner protection: Cycle by cycle OCP and VIN-OVP/UVLO/DIE-TSD
- RoHS compliant and Halogen free
- Compact package: WLCSP 1.65*2.05-20


### 1.3 Typical Application Diagrams



Fig. 1-1 RK860 Application

### 1.4 Pin Assignment



Fig. 1-2 Pin Assignment (Top view)

### 1.5 Pinout Number Order

| Number | Name | Function | I/O |
| :---: | :---: | :--- | :--- |
| D1,D2,E1,E2 | VIN | Power input pins. These pins must be <br> decoupled to ground by 2 10uF ceramic <br> capacitor as input filter at least.The input <br> capacitor should be placed as close as <br> possible between VIN and GND pins. | Power |
| D3,D4,E3,E4 | LX | Switching node pin. Connect these pins to <br> switching node of inductor. | Output |
| B2,B3,C1,C2,C3,C4 | GND | Power ground pins. | Ground |
| B4 | AGND | Analog ground pin. <br> Voltage select pin. When this pin is low, <br> Vout is set by the VSELO register. When <br> this pin is high, Vout is set by the VSEL1 <br> register. | Input |
| A2 | EN | Enable control pin. Active high. Do not <br> leave it floating. | Input |
| A3 | SCL | I2C interface clock line. | Input |
| B1 | SDA | I2C interface Bi-directional Data line. <br> (Open darin) | I/O |
| A4 | VOUT | Sense pin for output. Connect to the <br> output capacitor side | Output |

## Chapter 2 Electrical Characteristics

Note 1.Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The device is not guaranteed to function outside its operating conditions.

### 2.1 Absolute Maximum Ratings (Note 1)



### 2.2 Recommended Operating Conditions (Note 2)

| Parameter | Symbol | value | Units |
| :--- | :---: | :---: | :---: |
| Supply Input Voltage | $\mathrm{V}_{\text {IN }}$ | $2.7 \sim 5.5$ | V |
| Output Voltage | $\mathrm{Vout}^{2}$ | $0.5 \sim 1.5$ | V |
| Inductor | L | $0.22 \sim 0.47$ | uH |
| Input Capacitor | $\mathrm{C}_{\text {IN }}$ | $>10$ | uF |
| Output Capacitor | $\mathrm{C}_{\text {OUT }}$ | $44 \sim 88$ | uF |
| Junction temperature range | $\mathrm{T}_{\mathrm{j}}$ | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature range | $\mathrm{T}_{\mathrm{a}}$ | $-40 \sim 85$ | ${ }^{\circ} \mathrm{C}$ |

### 2.3 Electrical Characteristics

(With typical application circuit shown in below part, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.0 \mathrm{~V}$, $\mathrm{L}=0.24 \mathrm{uH}, \mathrm{C}_{\text {out }}=22 \mathrm{uF} * 2, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad$ unless otherwise specified.)

| PARAMETERS | SYMBOL | Note | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| The UVLO threshold voltage of VIN | $\mathrm{V}_{\text {IN_UVLO }}$ | Vin rising |  | 2.55 | 2.65 | V |
| The UVLO Hysteresis voltage of VIN | VIN_UVLO_HYS | Vin falling |  | 150 |  | mV |
| The OVP threshold voltage of VIN | Vin_ov | Vin rising |  | 6 |  | V |
| The OVP Hysteresis voltage of VIN | $\mathrm{V}_{\text {IN_OV_HYS }}$ | Vin falling |  | 200 |  | mV |
| Quiescent Current | Iq | No switching, $\mathrm{vfb}=105 \%$ Vref. |  | 70 |  | uA |
| Shutdown current | Isd | EN=L |  | 0.1 |  | UA |
| Software shutdown current | Isd_soft | $E N=H, B U C K \_E N=L$ |  | 25 |  | UA |
| Internal soft-start time | Tss | Vout $=1.0 \mathrm{~V}$, from BUCK_EN rising edge to Vout>92\%. |  | 260 |  | uS |


| PARAMETERS | SYMBOL | Note | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency | Fclk | PWM mode or FPWM mode | 2.2 | 2.4 | 2.6 | MHz |
| Discharge resistance | Rdisc | EN=L/BUCK_EN=0 |  | 150 |  | $\Omega$ |
| Input logic high threshold of signal (EN/VSEL) | VIH |  | 1.1 |  |  | V |
|  | VIL |  |  |  | 0.4 | V |
| Input logic high threshold of signal (SDA/SCL) | VIH |  | 1.26 |  |  | V |
|  | VIL |  |  |  | 0.54 | V |
| Vout Accuracy when FPWM | VREG1(The output Voltage error) | Forced PWM, VOUT=1.0V | -0.6 |  | +0.6 | \% |
| Vout Accuracy when PFM | $\begin{gathered} \text { VREG2(The } \\ \text { output } \\ \text { Voltage } \\ \text { error) } \end{gathered}$ | Auto PFM, VOUT=1.0V | -1.5 |  | 1.5 | \% |
| PMOS RDS(ON) | RDS(ON)P | VIN PIN to LX PIN,VIN $=3.8 \mathrm{~V}$ |  | 24 |  | $\mathrm{m} \Omega$ |
| NMOS RDS(ON) | RDS(ON)N | LX PIN to GND PIN,VIN=3.8V |  | 16 | O | $\mathrm{m} \Omega$ |
| Maximum current of PMOS | Ipeak |  | 8.5 | - |  | A |
| Maximum current of NMOS | Ivalley |  | 7.0 |  |  | A |
| Thermal shutdown temperature | TSD | Rising TSD threshold |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown Hysteresis | TSD_HYS | - |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

## Chapter 3 Chip Version Description

| DIE-ID | I2C-ADDR <br> (7-bit) | Vout <br> Range/V | Default <br> Vout/V | STEP/ <br> mV | DIE_ID |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RK860-0 | 40 H | $0.7125-1.5$ | 1.0 | 12.5 | $0 \times 8$ |
| RK860-1 | 41 H | $0.7125-1.5$ | 1.0 | 12.5 | $0 \times 8$ |
| RK860-2 | 42 H | $0.5-1.5$ | 0.8 | 6.25 | $0 \times \mathrm{A}$ |
| RK860-3 | 43 H | $0.5-1.5$ | 0.8 | 6.25 | $0 \times \mathrm{A}$ |

## Chapter 4 Register Description

## VSELO_A

Address: (0x00)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :---: | :---: |
| 7 | RW | 0x1 | BUCK_ENO: Software buck enable. <br> 1: enable BUCK work; <br> 0:shut off BUCK <br> (When external EN pin is low. The regulator is off. When external EN pin is high, BUCK_EN bit takes precedent.) |
| 6 | RW | 0x0 | MODEO: <br> $0=$ Allow auto-PFM mode during light load <br> 1=Forced PWM mode |
| 5:0 | RW | $0 \times 17$ | ```NSELO : 12.5mV/step (just for DIE_ID=0X8) 000000=0.7125V; 000001=0.7250V; 000010=0.7375V; 010111=1.0000V; 111111=1.5V;``` |

VSEL1_A
Address: (0x01)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :---: | :---: |
| 7 | RW | $0 \times 1$ | BUCK_EN1: Software buck enable. <br> 1:enable BUCK-LOOP work; <br> 0:shut off BUCK-LOOP <br> (When external EN pin is low. The regulator is off. When external EN pin is high, BUCK_EN bit takes precedent.) |
| 6 | RW | 0x0 | MODE1: <br> $0=$ Allow auto-PFM mode during light load 1=Forced PWM mode |
| 5:0 | RW | $0 \times 17$ | ```NSEL1 : 12.5mV/step (just for DIE_ID=0X8) 000000=0.7125V; 000001=0.7250V; 000010=0.7375V; 010111=1.0000V; 111111=1.5V;``` |

## Control_Register

Address: (0x02)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :---: | :---: |
| 7 | RW | 0x1 | $\begin{array}{\|l\|} \hline \text { Output Discharge: } \\ 0=\text { discharge resistor is disabled. } \\ 1=\text { discharge resistor is enabled. } \\ \hline \end{array}$ |
| 6:4 | RW | 0x0 | Slew Rate: <br> Set the slew rate for positive voltage transitions. $\begin{aligned} & 000=10 \mathrm{mV} / 0.15 \mathrm{us} \\ & 001=10 \mathrm{mV} / 0.3 \mathrm{us} \\ & 010=10 \mathrm{mV} / 0.6 \mathrm{us} \\ & 011=10 \mathrm{mV} / 1.2 \mathrm{us} \\ & 100=10 \mathrm{mV} / 2.4 \mathrm{us} \\ & 101=10 \mathrm{mV} / 4.8 \mathrm{us} \\ & 110=10 \mathrm{mV} / 9.6 \mathrm{us} \\ & 111=10 \mathrm{mV} / 19.2 \mathrm{us} \end{aligned}$ |
| 3:0 | RW | 0x0 | Always reads back 0 . <br> RESET: Setting to 1 resets all registers to default values. |

## ID1 Register

Address: (0x03)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :--- | :--- |
| $7: 5$ | $R$ | $0 \times 4$ | VENDOR: <br> IC vendor Rockchip code. |
| 4 | $R$ | $0 \times 0$ | Reserved: <br> Always reads back 0. |
| $3: 0$ | $R$ | $0 \times 8 / 0 \times A$ | DIE_ID: <br> Ox8: Output Voltage from 0.7125 V to 1.5 V with <br> $12.5 \mathrm{mV} /$ step <br> $0 \times A:$ Output Voltage from 0.5 V to 1.5 V with $6.25 \mathrm{mV} /$ step |

## ID2 Register

Address: (0x04)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :--- | :--- | :--- |
| $7: 4$ | R | $0 \times 0$ | Reserved: <br> Always reads back 0. |
| $3: 0$ | R | NA | NA |

## PGOOD Register

Address: (0x05)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :--- | :--- |
| 7 | $R$ | $0 \times 0$ | PGOOD: <br> $1:$ Buck is enabled and soft-start is completed. <br> (Vout>92\% normal set-value) <br> $0:$ Vout is abnormal |


| Bit | Attr | Reset Value | Description |
| :---: | :---: | :--- | :--- |
| 6 | R | $0 \times 0$ | TSD: <br> thermal shut down BUCK. <br> $1:$ Tdie $>150$ 'C, $0:$ Tdie $<125 ' \mathrm{C}$ |
| 5 | R | $0 \times 0$ | IOVP: <br> Over input voltage shut-off protection state. <br> $1:$ VIN $>6 \mathrm{~V}, 0:$ VIN $<5.8 \mathrm{~V}$ |
| 4 | R | $0 \times 0$ | UVLO: <br> Input voltage under-lock state. <br> $1:$ VIN $<2.4 \mathrm{~V}, 0:$ VIN $>2.55 \mathrm{~V}$ |
| $3: 0$ | R | $0 \times 0$ | Reserved |

## VSELO_B Register

Address: (0x06)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :---: | :---: |
| 7:0 | R/W | 0x30 | NSELO: when VSEL=L option just for DIE_ID=0XA $\begin{aligned} & 00,000,000=0.5 \mathrm{~V} \\ & 00,000,001=0.50625 \mathrm{~V} \\ & 00,000,010=0.51250 \mathrm{~V} \\ & \cdots \cdots \\ & 00,110,000=0.8 \mathrm{~V} \\ & \cdots \cdots \\ & 10,100,000=1.5 \mathrm{~V} \\ & >10,100,000=1.5 \mathrm{~V} \end{aligned}$ |

## VSEL1_B Register

Address: (0x07)

| Bit | Attr | Reset Value | Description |
| :---: | :---: | :---: | :---: |
| 7:0 | R/W | $0 \times 30$ | $\begin{aligned} & \text { NSEL1: when VSEL=H option just for DIE_ID=0XA } \\ & 00,000,000=0.5 \mathrm{~V} \\ & 00,000,001=0.50625 \mathrm{~V} \\ & 00,000,010=0.51250 \mathrm{~V} \\ & \ldots \ldots . \\ & 00,110,000=0.8 \mathrm{~V} \\ & \ldots \ldots .100,000=1.5 \mathrm{~V} \\ & 10,100,100,000=1.5 \mathrm{~V} \\ & \hline \end{aligned}$ |

## Chapter 5 Typical Performance Characteristics




## Chapter 6 Package information

### 6.1 Ordering information

| Orderable <br> Device | Device <br> Mark | RoHS <br> status | Package | Package Qty |
| :---: | :---: | :---: | :---: | :---: |
| RK860-0 | D0 | RoHS pass | WLCSP20(pitch 0.4 mm$)$ | $5000 \mathrm{pcs} / \mathrm{tape}$ |
| RK860-1 | D1 | RoHS pass | WLCSP20(pitch 0.4 mm$)$ | $5000 \mathrm{pcs} /$ tape |
| RK860-2 | D2 | RoHS pass | WLCSP20 (pitch 0.4 mm$)$ | $5000 \mathrm{pcs} /$ tape |
| RK860-3 | D3 | RoHS pass | WLCSP20(pitch 0.4 mm$)$ | $5000 \mathrm{pcs} /$ tape |

### 6.2 Top Marking

| XXXXX | DX: Device Mark YY: Date code M: Package Code |  |
| :---: | :---: | :---: |
|  | XXXXX : Die Lot NO\# maybe letter |  |
|  |  | ce Mark |
| The first pin | DA | RK860-0 |
|  | DB | RK860-1 |
|  | DC | RK860-2 |
|  | DD | RK860-3 |

### 6.3 Dimension



Fig. 6-1 WLCSP20 (Pitch is 0.4 mm )

## Note:

- Coplanarity applies to leads, corner leads and die attach pad.
- Dimension $\phi b$ applies to metalized terminal and is measured between 0.15 mm and 0.30 mm
from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension $\phi b$ should not be measure in that radius area.
- 0.15 mm of dimension $\phi b$ is recommended in PCB layout.


### 6.4 Layout recommendation

Reasonable PCB wiring directly affects the performance of the chip. So we need to pay special attention to the following points in PCB Layout.

- The capacitor of VIN and GND must be placed close enough to the pins. To minimize input interference as much as possible.
- The PCB copper area associated with SW pin must be minimized to reduce SW noise.
- The feedback trace connecting Cout to the Vout pin must not be adjacent to the SW node on the PCB layout to minimize the noise coupling to Vout pin.
- To ensure adequate heat dissipation and interference shielding, we must maximize the copper area of the PCB connected to GND. It is recommended to set reasonable through via underneath the ground pad to improve the performance of the circuit loop.


Fig. 6-2 PCB Layout Suggestion

## Chapter 7 Thermal Management

### 7.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of RK860 has to be below $150^{\circ} \mathrm{C}$.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the system thermal management software and worst case thermal applications, the junction temperature might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet, Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

### 7.2 Package Thermal Characteristics

Table 1-1 provides the thermal resistance characteristics for the package used on this device.

Table 7-1 Thermal Resistance Characteristics

| PACKA <br> GE <br> (WLCSP <br> 20) | Continuous power |  |  |
| :---: | :---: | :---: | :---: |
|  | dissipation, | ӨJA, 2-layer PCB | OJC, 2-layer PCB |
|  | PD @ | Thermal resistance from | Thermal resistance from |
|  | TA $=25$ 'C,WCSP4*5- | junction to ambient | junction to component |
|  |  | $\boldsymbol{\theta}_{\boldsymbol{J A}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\boldsymbol{\theta}_{\boldsymbol{J} C}\left({ }^{( } \mathrm{C} / \boldsymbol{W}\right)$ |
|  | 20(W) |  |  |
| RK860 | 0.5 | 64.44 | 17.76 |

Table 7-2 SnPb Eutectic Process-Classification Temperatures (TC)

| Package <br> Thickness | Volume $\mathbf{~ m m}^{\mathbf{3}}$ <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{~ m m}^{\mathbf{3}}$ <br> $\geqslant \mathbf{3 5 0}$ |
| :---: | :---: | :---: |
| $<2.5 \mathrm{~mm}$ | $235{ }^{\circ} \mathrm{C}$ | $220^{\circ} \mathrm{C}$ |
| $\geqslant 2.5 \mathrm{~mm}$ | $220^{\circ} \mathrm{C}$ | $220^{\circ} \mathrm{C}$ |

Table 7-3 Pb-Free Process-Classification Temperatures (TC)

| Package <br> Thickness | Volume $\mathbf{~ m m}^{\mathbf{3}}$ <br> $<\mathbf{3 5 0}$ | Volume $\mathbf{~ m m}^{3}$ <br> $\mathbf{3 5 0 - 2 0 0 0}$ | Volume $\mathbf{m m}^{\mathbf{3}}$ <br> $>\mathbf{2 0 0 0}$ |
| :---: | :---: | :---: | :---: |
| $<1.6 \mathrm{~mm}$ | $260{ }^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260^{\circ} \mathrm{C}$ | $250^{\circ} \mathrm{C}$ | $245^{\circ} \mathrm{C}$ |
| $>2.5 \mathrm{~mm}$ | $250{ }^{\circ} \mathrm{C}$ | $245{ }^{\circ} \mathrm{C}$ | $245^{\circ} \mathrm{C}$ |

Note 1:At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (TP) can exceed the values specified in Tables 1-2or 1-3. The use of a higher Tp does not change the classification temperature (Tc).
Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or nonintegral heat sinks.
Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.
Note 4: Moisture sensitivity levels of components intended for use in a Pb-free assembly process shall be evaluated using the Pb-free classification temperatures and profiles defined in Tables 4.2 and 1-4, whether or not Pb-free.
Note 5: SMD packages classified to a give moisture sensitivity level by using Procedures or Criteria defined within any previous version of J-STD-020, JESD22-A112(rescinded),IPC-SM-786 (rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.

Table 7-4 Classification Reflow Profiles

| Profile Feature | Sn-Pb Eutectic Assembly | Pb-Free Assembly |
| :---: | :---: | :---: |
| Preheat \& Soak Temperature min (T smin ) Temperature max(Tsmax) Time (Tsmin to Tsmax)(ts) | $\begin{gathered} 100^{\circ} \mathrm{C} \\ 150^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ | $\begin{gathered} 150^{\circ} \mathrm{C} \\ 200^{\circ} \mathrm{C} \\ 60-120 \text { seconds } \end{gathered}$ |
| Average ramp-up rate (Tsmax to $T p$ ) | $3^{\circ} \mathrm{C} /$ second max. | $3^{\circ} \mathrm{C} /$ second max. |
| Liquidous temperature (TL) <br> Time at liquidous (tL) | $183{ }^{\circ} \mathrm{C} 60-150$ seconds | $217{ }^{\circ} \mathrm{C}$ 60-150 seconds |
| Peak package body temperature (Tp)* | See classification temp in Table 1-2 | See classification temp in Table 1-3 |
| Time(tp)* * within $5^{\circ} \mathrm{C}$ of the specified classification temperature (Tc) | 20** seconds | 30** seconds |
| Average ramp-down rate (Tp to Tsmax) | $6^{\circ} \mathrm{C} /$ second max. | $6^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to peak temperature | 6 minutes max. | 8 minutes max. |
| *Tolerance for peak profile temperature ( Tp ) is defined as a supplier minimum and a user maximum. <br> ** Tolerance for time at peak profile temperature (Tp) is defined as a supplier minimum and a user maximum. |  |  |

Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow(e.g.,ive-bug). If
parts are reflowed in other than the normal ive-bug assembly reflow orientation (i.e.,dead-bug), Tp shall be within $\pm 2^{\circ} \mathrm{C}$ of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to
achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly
profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table 1-4.

For example, if Tc is $260{ }^{\circ}$ Cand time Tp is 30 seconds, this means the following for the supplier and the user.
For a supplier. The peak temperature must be at least $260^{\circ} \mathrm{C}$. The time above 255 C must be at least 30 seconds.
For a user: The peak temperature must not exceed $260{ }^{\circ} \mathrm{C}$. The time above $255{ }^{\circ} \mathrm{CC}$ must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.
Note 4: SMD packages classified to a given moisture sensitivity level by using Procedures or Criteria defined within any previous version of ,J-STD-020

JESD22-A112 (rescinded), IPC-SM-786(rescinded) do not need to be reclassified to the current revision unless a change in classification level or a higher peak classification temperature is desired.


Figure 5-1 Classification Profile

